## Linear IC Converter cMOS A/D Converter

(With 24-Channel Input at 10-bit Resolution)

## MB88111

## ■ DESCRIPTION

The MB88111 is an analog-to-digital converter that converts its analog input to a 10-bit digital value and outputs it as serial data.
The MB88111 employs a successive approximation method for A/D conversion. It has 24 input channels to be A/ D converted selectively by setting in an internal register.
Since the MB88111 can input and output 16-bit serial data in synchronization with the clock, it can be easily connected to the serial I/O port in a 16-bit microcontroller.

## ■ FEATURES

- 24-channel analog input
- RC-type successive approximation system with a sample-and-hole circuit
- 10-bit resolution
- Conversion speed within $50 \mu \mathrm{~s}$ (at a system clock rate of 1 MHz )
- Digitally converted data output from the MSB
- Digitally converted data output as 16 -bit serial data
- Clock-synchronous serial transfer system
- Internal extended serial interface
- Capable of triggering A/D conversion through an external pin
- Capable of input through an 8-channel port
- Serial data output format selectable using an external pin
- 10-bit monotonicity
- No missing code
- Power supply voltage ranging from 3.5 to 5.5 V
(Continued)
PACKAGES

| 44 -pin, Plastic QFP |
| :---: | :---: |
| (FPT-44P-M11) |
| (DIP-48P-M01) |

- Operating temperature ranging from -40 to $+50^{\circ} \mathrm{C}$
- CMOS process
- Package options of 44-pin QFP and 48-pin SH-DIP


## PIN ASSIGNMENT

(Top view)

(FPT-44P-M11)
(Continued)
(Top view)

(DIP-48P-M01)

PIN DESCRIPTION

| Pin no. |  | Symbol | I/O | Circuit type | Descriptions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| QFP | DIP |  |  |  |  |
| 41 to 26 | 2 to 1, 48 to 43, 41 to 34 | AN0 to AN15 | 1 | F | Analog input pins. The pin to be subject to conversion is selected by the command input through the SIN pin. Also, a series of pins from AN16 to AN23 can be used |
| 25 to 18 | $\begin{aligned} & 33 \text { to } 31, \\ & 29 \text { to } 25 \end{aligned}$ | AN16 to AN23 |  | G | as a port input. |
| 12 | 19 | MOD | 1 | A | Pin for selecting a serial data output mode: "L": Mode A for output from the SOT pin in synchronization with the fall of the SCK signal. "H": Mode B for output from the SOT pin in synchronization with the rise of the SCK signal. |
| $\begin{aligned} & 11 \\ & 10 \end{aligned}$ | $\begin{aligned} & 17 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { CS1 } \\ & \text { CS2X } \end{aligned}$ | 1 | A | Input pins for selecting an extended serial interface mode. <br> Setting the CS1 level to "H" and the CS2X level to "L" enables A/D converted data transfer. Setting the CS1 level to "L" or the CS2X level to "H" clears the register command without affecting A/D conversion. Serial data input to the external extended serial input pin ESIN is output to the SOT pin as it is. (See Section 7 "Extended Serial Interface" in "■ OPERATION.") |
| 4 | 10 | SIN | 1 | B | Serial data input pin This pin is a hysteresis input with a filter. |
| 6 | 12 | SOT | O | H | Serial data output pin |
| 3 | 9 | CCLK | I | B | System clock input pin This pin is a hysteresis input. |
| 2 | 8 | SCK | 1 | B | Serial data transfer clock input pin This pin is a hysteresis input with a filter. |
| 9 | 15 | ATGX | I | C | External trigger input pin. This pin incorporates a pullup resistor. The ATC command initiates A/D conversion at the rise of the signal at this pin. The pin is a hysteresis input. |
| 8 | 14 | IRQX | 0 | H | A/D conversion interrupt signal input pin. The signal level becomes "L" upon completion of A/D conversion; it becomes " H " upon reception of data to be converted. |
| 7 | 13 | ENDC | 0 | H | A/D conversion completion signal output pin. The signal level becomes " H " upon completion of A/D conversion; it becomes "L" upon reception of data to be converted. |
| 5 | 11 | ESIN | 1 | A | Serial input extension input pin. When the CS1 level is "L" or the CS2X level is "H," data input to the ESIN pin is output to the SOT pin as it is. |
| 1 | 7 | RSTX | I | D | Reset signal input pin. This pin incorporates a pull-up resistor. Setting the signal level to "L" initializes the internal circuit of the device. <br> This pin is a hysteresis input with a filter. |

(Continued)
(Continued)

| Pin no. |  | Symbol | I/O | Circuit type | Descriptions |
| :---: | :---: | :--- | :---: | :---: | :--- |
| QFP | DIP |  | I | E | Test input pin. This pin incorporates a pull-down <br> resistor. Maintain the pin at "L" level during normal <br> use. |
| 14 | 21 | TESTI | I |  |  |
| 44 | 5 | Vcc | - | - | Digital circuit power supply pin |
| 15 | 22 | Vss | - | - | Digital circuit ground pin |
| 43 | 4 | AV |  | - | - |
| 17 | 24 | AGND | - | - | Analog circuit power supply pin |
| 42 | 3 | AVRH | - | - | Reference (high) voltage input pin |
| 16 | 23 | AVRL | - | - | Reference (low) voltage input pin |
| 13 | 6,18, <br> 20,30, <br> 42 | N.C. | - | - | Non-connection pin |

■ I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: | :---: |
| A CMOS input |  |  |

(Continued)
(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| D |  | - Input with pull-up resistor <br> - Hysteresis input <br> - CMOS input |
| E |  | - Input with pull-down resistor <br> - CMOS input |
| F |  | - Analog input |
| G |  | - Analog input <br> - Hysteresis input <br> - CMOS input |
| H |  | - CMOS output |

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## 1. SC (Serial Command) Register (Reset status: 0000H)

The SC register contains an A/D converter command and an input channel identification. Accessing this register after releasing it from the reset status activates the A/D converter.
Note that this register accepts setting even during A/D conversion.
Note also that input of a command to the register must take an interval of at least 4 CCLKs after input of the previous command.

| MSB LSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bf | be | bd | bc | bb | ba | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Command |  |  | Channel |  |  |  |  | Don't care |  |  |  |  |  |  |  |

## (1) Command bits

A string of command bits selects an A/D converter command such as STOP. Setting a command during execution of another command cancels the command currently being executed.

| bf | be | bd | Command name | Function |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | STOP | Stops A/D conversion (if it is being executed) and <br> initializes the A/D converter. This command has the same <br> effect as RSTX. |
| 0 | 0 | 1 | STC | Executes A/D conversion of the specified channel once." <br> (See Section 3 "STC (Standard Conversion) Command.") |
| 0 | 1 | 0 | - | Unused (*) |

[^0]
## (2) Channel select bits

A string of channel select bits selects the pin to be subject to $A / D$ conversion. This bit string is enabled only for the STC or ATC command.

| bc | bb | ba | b9 | b8 | Pin to be selected | bc | bb | ba | b9 | b8 | Pin to be selected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | AN0 | 1 | 0 | 0 | 0 | 0 | AN16 |
| 0 | 0 | 0 | 0 | 1 | AN1 | ! | : | ! | ! | ! | ! |
| 0 | 0 | 0 | 1 | 0 | AN2 | 1 | 0 | 1 | 1 | 1 | AN23 |
| 0 | 0 | 0 | 1 | 1 | AN3 | 1 | 1 | 0 | 0 | 0 | Undefined ${ }^{(11)}$ |
| 0 | 0 | 1 | 0 | 0 | AN4 | 1 | 1 | 0 | 0 | 1 |  |
| $\vdots$ | $\vdots$ | ! | ! | $\vdots$ | $\vdots$ | 1 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 1 | 1 | AN11 | 1 | 1 | 0 | 1 | 1 |  |
| 0 | 1 | 1 | 0 | 0 | AN12 | 1 | 1 | 1 | 0 | 0 |  |
| 0 | 1 | 1 | 0 | 1 | AN13 | 1 | 1 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 1 | 0 | AN14 | 1 | 1 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 | 1 | AN15 | 1 | 1 | 1 | 1 | 1 | Port input AN16 to AN23 ${ }^{(2)}$ |

*1: These settings of the bit string cause the STOP command to be executed.
*2: This setting is enabled only for the STC command. (See Section 5 "Port Input Command.") If this setting is made for the ATC command, the STOP command is executed.

## 2. Data Output Format

Upon completion of A/D conversion, the ENDC pin level becomes "H" and the IRQX pin level becomes "L." Execution of serial transfer at this time outputs data in the format illustrated below. The data output timing can be selected by the MOD pin between the falling edge (mode A) or rising edge (mode B) of the SCK signal. When the ENDC pin level is "L," 0000 H is output.

| MSB LSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bf | Be | Bd | Bc | Bb | Ba | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| Converted data |  |  |  |  |  |  |  |  |  | ENDC | A/D converted pin |  |  |  |  |

ENDC (A/D conversion completion flag): This bit is set to " 1 " upon completion of $A / D$ conversion. It is set to " 0 " upon completion of serial transfer.
Note: SCK input upon low-to-high transition of the ENDC pin level should be avoided. Otherwise, data may not be output correctly.

## 3. STC (Standard Conversion) Command

Input of the STC command executes A/D conversion of the specified channel once.
Impletion of A/D conversion, the ENDC signal rises while the IRQX signal falls. Clock input to the SCK pin after A/D conversion outputs data to the SOT pin. Upon completion of data output, the ENDC signal falls while the IRQX signal rises. If the next command is STOP or NOP, the A/D conversion is terminated. If the STC command is input during A/D conversion, the command currently being executed is cancelled and the STC command is executed.

## - Example of STC command execution (1)

STC command input during A/D conversion cancels the current command and executes A/D conversion of the new specified channel. Output data at this time is 0000 H .


## - Example of STC command execution (2)

NOP command input during A/D conversion does not affect operation. Output data at this time is 0000 H . If $\mathrm{A} /$ D conversion is completed during NOP command input, the ENDC and IRQX pin levels become " H " and " L " respectively upon completion of the NOP command input.


## 4. ATC (Auto Trigger Conversion) Command

The ATC command is the same as the STC command in basic operation. This command can initiates A/D conversion using the external trigger pin ATGX. The external trigger signal is sampled by $1 \mu \mathrm{~s}$ clock and filtered by 1 clock. The external trigger signal input during A/D conversion is ignored. If the next command is the STOP command, A/D conversion is terminated. If it is the NOP command, the ATC command is executed continuously. The channel cannot be changed at this time. To change the channel, input the ATC command to that effect.

## - Example of ATC command execution (1)

NOP command input during A/D conversion enables the same channel to be A/D converted.
An attempt to set the ATGX signal low during A/D conversion is ignored.
NOP command input during A/D conversion does not affect operation. Output data at this time is 0000 H .


## - Example of ATC command execution (2)

Setting the ATGX signal low again after A/D conversion restarts A/D conversion.
In data output mode B, however, do not use the ATC command in this way, or data will not be output correctly.
If $\mathrm{A} / \mathrm{D}$ conversion is completed during NOP command input, the ENDC and IRQX pin levels become " H " and " L " respectively upon completion of the NOP command input.


## 5. Port Input Command

The port input command executes I/O evaluation of 8-channel inputs from the AN16 to AN23 pins at a prescribed threshold in 10 clock cycles and outputs the results as port input data. The processing sequence is activated each time port input is selected by the STC command. Port input data is output in the following format:

| MSB LSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bf | Be | Bd | Bc | Bb | Ba | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| Evaluation data |  |  |  |  |  |  |  | "0" |  | ENDC | "1" |  |  |  |  |

## Evaluation data:

The evaluation values of AN23 to AN16 are output to bits Bf to B8.
Evaluation value
" H ": Vin $\geq 0.8 \times \operatorname{Vcc}$
" L ": Vin $\leq 0.2 \times \operatorname{Vcc}$
ENDC (A/D completion flag):
This bit is set to " 1 " upon completion of $A / D$ conversion. It is set to " 0 " upon completion of serial transfer.

- Example of STC command execution (3) (Port input command)



## 6. Serial Output Select Function

The MB88111 can select the serial data output timing between the rising edge or falling edge of the clock signal according to the setting of the MOD pin.
Mode A (MOD = "L")
SCK

SIN

| bf | be | bd | bc | bb | ba | b 9 | b 8 | b 7 | b 6 | b 5 | b 4 | b 3 | b 2 | b 1 | b 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Serial data is output at the falling edge of the SCK signal.
Note: A/D converted data is not guaranteed if the MOD pin is switched when the ENDC signal is active. Before changing the output mode, make the ENDC inactive or set the RSTX pin level to "L" after switching the MOD pin.

## Mode B (MOD = "H")



Serial data is output at the rising edge of the SCK signal.
Note: A/D converted data is not guaranteed if the MOD pin is switched when the ENDC signal is active. Before changing the output mode, make the ENDC inactive or set the RSTX pin level to "L" after switching the MOD pin. The first bit is output when the ENDC signal becomes "H."

## 7. Extended Serial Interface

The MB88111 can select whether to output A/D converted data or to output data input to the ESIN pin by controlling the CS1 and CS2X pins.

| CS1 | CS2X | SOT pin |
| :---: | :---: | :---: |
| $H$ | L | A/D converted data |
| L | L |  |
| L | H | Connection to the ESIN pin |
| H | H |  |

Note: A/D converted data is not guaranteed if the CS1 or CS2X setting is changed during SCK input.

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| (Vss $=\mathrm{AGND}=0 \mathrm{~V}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Ratings |  | Unit |
|  |  |  | Min. | Max. |  |
| Power supply voltage | Vcc | Based on $V_{s s}$$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$ | -0.3 | +7.0 | V |
|  | AVcc |  | -0.3 | +7.0* | V |
|  | AVRH |  | -0.3 | +7.0* | V |
| Input voltage | Vin |  | -0.3 | V cc +0.3 | V |
| Output voltage | Vout |  | -0.3 | V cc +0.3 | V |
| Power consumption | PD | - | - | 150 | mW |
| Storage temperature | T stg | - | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |

* : Vcc $\geq$ AVcc $\geq$ AVRH


## 2. Recommended Operating Conditions

| Parameter | Symbol | Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Power supply voltage | Vcc AV cc | 3.5* | 5.5* | V |
|  | $\begin{gathered} \mathrm{V} c \mathrm{c} \\ \text { AGND } \end{gathered}$ | 0 | 0 | V |
|  | AVRH | $\mathrm{AV} \mathrm{cc} \times 0.8$ | AVcc | V |
|  | AVRL | 0 | AV cc $\times 0.2$ | V |
| Operation temperature | Ta | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |

[^1]
## 3. DC Characteristics

(1) Digital section

| Parameter | Pin name | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Power supply voltage | Vcc | Vcc | - | 3.5 | 5.0 | 5.5 | V |
| Power supply current |  | Icc | Operation at $C L K=1 \mathrm{MHz}$ (with no load) | - | 0.5 | 1.5 | mA |
| Low-level input leakage current | MOD, CCLK <br> CS1, CS2X <br> SCK, ESIN <br> SIN | IIzL1 | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ss }}$ | -2 | - | 2 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { ATGX } \\ & \text { RSTX } \end{aligned}$ | \|IzL2 | $\begin{aligned} & V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{ss}} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \end{aligned}$ | -200 | -100 | -50 | $\mu \mathrm{A}$ |
| High-level input leakage current | $\begin{aligned} & \text { MOD, CCLK } \\ & \text { CS1, CS2X } \\ & \text { SCK, ESIN } \\ & \text { SIN, ATGX } \\ & \text { RSTX } \end{aligned}$ | IIzL1 | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\text {cc }}$ | -2 | - | 2 | $\mu \mathrm{A}$ |
| Low-level input voltage | $\begin{aligned} & \text { MOD, ESIN } \\ & \text { CS1, CS2X } \end{aligned}$ | VIL | - | Vss - 0.3 | - | 0.3 Vcc | V |
|  | SCK, CCLK SIN, ATGX RSTX, | VILs | - | Vss - 0.3 | - | 0.2 Vcc | V |
| High-level input voltage | MOD, ESIN CS1, CS2X | VIH | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |
|  | SCK, CCLK SIN, ATGX RSTX, | Vihs | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |
| Hysteresis width | SCK, CCLK SIN, ATGX RSTX, | V HYS | - | 0.02 Vcc | - | 0.3 Vcc | V |
| Low-level output voltage | SOT IRQX ENDC | Vol | $\mathrm{loL}=2.5 \mathrm{~mA}$ | - | - | 0.4 | V |
| High-level output voltage |  | Vон | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | V cc- 0.4 | - | - | V |

[^2]
## (2) Analog section

| Parameter | Pin name | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Resolution | AN0 to AN23 | - | - | - | 10 | - | bits |
| Monotonic increase |  | - | - | - | 10 | - | bits |
| Linearity error |  | - | - | - | - | $\pm 1$ | LSB |
| Differential linearity error |  | - | - | - | - | $\pm 1$ | LSB |
| Full-scale transition error |  | - | - | - | - | $\pm 1 / 2$ | LSB |
| Zero-transition error |  | - | - | - | - | $\pm 1 / 2$ | LSB |
| Total error |  | - | - | - | - | $\pm 2$ | LSB |
| Conversion time | - | - | CCLK $=1 \mathrm{MHz}$ | - | - | 50 | $\mu \mathrm{s}$ |
| Input clock frequency | CCLK | - | - | 800 | 1000 | 1200 | KHz |
| Supply current | AVcc | IA | - | - | 3.0 | 6.0 | mA |
| Reference voltage supply current | AVRH | IR | - | - | 150 | 300 | $\mu \mathrm{A}$ |
| Analog reference voltage | AVRH | - | - | 0.8 AV cc | - | AVcc | V |
|  | AVRL | - | - | 0 | - | 0.2 AVcc | V |
| Analog input voltage | AN0 to AN23 | - | - | AVRL | - | AVRH | V |
| Multiplexer OFF-leakage current |  | - | - | -200 | - | 200 | nA |

- No missing code is guaranteed.

Notes: - If the output impedance of the external input is too high, the analog voltage sampling time may be insufficient.

- In the power-on sequence, turn the power supply for the digital system first before turning that for the analog system on.


## Analog input equivalent circuit



- Ron $1=$ About $1.5 \mathrm{k} \Omega$
- Ron2 =About $1.5 \mathrm{k} \Omega$
- $\mathrm{C}_{0}=$ About 15 pF

Note: The above values are reference values.

## 4. AC Characteristics

$\left(\mathrm{AVcc}, \mathrm{Vcc}=+3.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}(\mathrm{~V} c \mathrm{c} \geq \mathrm{AV} \mathrm{cc}), \mathrm{V} s \mathrm{~s}=\mathrm{AGND}=0 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| CCLK clock cycle time | fatk | fcLk $=1 / \mathrm{fcLK}$ | 800 | 1200 | KHz |
| Low-level CCLK clock pulse width | tckı | - | 400 | - | ns |
| High-level CCLK clock pulse width | tскн | - | 400 | - | ns |
| CCLK clock rise time | tor | - | - | 10 | ns |
| CCLK clock fall time | tct |  |  |  |  |
| SCK clock cycle time | fsck | tsck $=1 / \mathrm{fsck}$ | 400 | 1200 | KHz |
| Low-level SCK clock pulse width | tskı | - | 400 | - | ns |
| High-level SCK clock pulse width | tskh | - | 400 | - | ns |
| SCK clock rise time | tst | - | - | 10 | ns |
| SCK clock fall time | tst |  |  |  |  |
| SIN setup time | tsis | - | 50 | - | ns |
| SIN hold time | tsit | - | 250 | - | ns |
| Command interval | tcom | CCLK $=1 \mathrm{MHz}$ | 4 | - | $\mu \mathrm{s}$ |
| ENDC reset time | tenr | See "Load conditions." | - | 1 | $\mu \mathrm{s}$ |
| RSTX pulse width | trsh | - | 100 | - | ns |
| RSTX $\uparrow \rightarrow$ SCK $\downarrow$ time | tmss | - | 1 | - | $\mu \mathrm{s}$ |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { CS1 } \downarrow \text { time } \\ & \text { SCK } \uparrow \rightarrow \text { CS2X } \uparrow \text { time } \end{aligned}$ | tcss | - | 500 | - | ns |
| CS1 $\uparrow \rightarrow$ SCK $\downarrow$ time CS2X $\downarrow \rightarrow$ SCK $\downarrow$ time | tcs | - | 500 | - | ns |
| SOT output delay time (mode A) | tsoda | See "Load conditions." | - | 300 | ns |
| SOT output delay time (mode B) | tsodb | See "Load conditions." | - | 300 | ns |
| ENDC $\uparrow \rightarrow$ SOT output (mode B) | tsoнв | See "Load conditions." | - | 200 | ns |
| STC command A/D conversion time | tstc | CCLK $=1 \mathrm{MHz}$ | - | 50 | $\mu \mathrm{s}$ |
| ATC command A/D conversion time | tsatc | CCLK $=1 \mathrm{MHz}$ | - | 50 | $\mu \mathrm{s}$ |
| ATGX setup time | tsats | CCLK $=1 \mathrm{MHz}$ | 4 | - | $\mu \mathrm{s}$ |
| ATGX hold time | tsath | CCLK $=1 \mathrm{MHz}$ | 2 | - | $\mu \mathrm{s}$ |
| Port input evaluation time | tpot | CCLK $=1 \mathrm{MHz}$ | - | 10 | $\mu \mathrm{s}$ |
| Port input setup time | tpTs | - | 0 | - | ns |
| Port input hold time | tpth | - | 0 | - | ns |
| Extended serial HL propagation delay | tshL | See "Load conditions." | - | 100 | ns |
| Extended serial LH propagation delay | tsth | See "Load conditions." | - | 100 | ns |
| Noise filter width | tinf | - | 15 | - | ns |

## AC Test Condition



## TIMING DIAGRAM

## 1. Input Clock Timing



Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## 2. Serial Data Input Timing



Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## 3. Serial Data Output Timing

## Mode A



Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .


Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## 4. A/D Conversion and Port Input Evaluation

STC command (normal mode)


Evaluation levels are $80 \%$ and $20 \%$ of the $V_{c c}$.

ATC command


Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## STC command (port input mode)



Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## 5. Extended Serial Interface



Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## 6. Noise Filter



Evaluation levels are $80 \%$ and $20 \%$ of the Vcc .

## MB88111

## DEFINITIONS OF A/D CONVERTER TERMS

- Resolution

Analog transition identifiable by the A/D converter

- Linearity error

Deviation of the straight line drawn between the zero transition point (00 $00000000 \leftrightarrow 000000$ 0001) and the full-scale transition point (11 11111110 $\leftrightarrow 11$ 1111 1111) of the device from actual conversion characteristics

- Differential linearity error

Deviation from the ideal input voltage required to shift output code by one LSB

- Total error

Difference between actual and logical values. This error is caused by a zero transition error, full-scale transition error, linearity error, quantum error, and by noise.

(Continued)



$$
\text { Zero transition error }=\frac{\mathrm{Vot}^{\prime}-0.5 \mathrm{LSB}}{1 \mathrm{LSB}}
$$

$$
\text { Full scale transition error }=\frac{\mathrm{V}_{\mathrm{FST}}{ }^{\prime}-(\mathrm{AVRH}-1.5 \mathrm{LSB})}{1 \mathrm{LSB}}
$$


$\begin{aligned} & \text { Linearity error of } \\ & \text { digital output } N\end{aligned}=\frac{\mathrm{V}_{N T^{\prime}}-\left\{1 \mathrm{LSB}^{\prime} \times(\mathrm{N}-1)+\mathrm{V} \text { oT' }\right\}}{1 \mathrm{LSB}^{\prime}}$
1 LSB' $=\frac{\text { VFst }^{\prime}-\text { Vot }^{\prime}}{1022}[\mathrm{~V}]$


Differential linearity
error of digital output $N=\frac{V_{(N+1) T^{\prime}}-\mathrm{V}_{\mathrm{NT}}{ }^{\prime}}{1 \mathrm{LSB}^{\prime}}-1$

## ■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB88111PFQ | 44-pin, Plastic QFP <br> (FPT-44P-M11) |  |
| MB88111P-SH | 48-pin, Plastic SH-DIP <br> (DIP-48P-M01) |  |

## PACKAGE DIMENSIONS

## 44-pin, Plastic QFP <br> (FPT-44P-M11)



Dimensions in mm (inches).


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    *: These command settings cause the STOP command to be executed.

[^1]:    * $: ~ \mathrm{Vcc} \geq \mathrm{AVcc} \geq$ AVRH

[^2]:    * : AN16 to AN23 (port input mode)

